This paper shows how the input offset of sampling flip-flops in the Alexander phase detector affects the jitter transfer from data to the recovered clock in a clock data recovery circuit. The Alexander phase detector samples the data at both the edges of the clock in order to recover the data, as well as the clock timing information. The timing information is used in a clock recovery circuit, which is basically a PLL or a DLL. Once the PLL (or DLL) is locked, the phase detector samples the data at the center of the eye as well as at the data transitions. It is shown how the offset of the sampling flip-flop that samples the data at its transitions influences the jitter transfer from data to the recovered clock. Importantly, it is shown that zero offset is not always the best case. The effect is studied for different levels of data dependent jitter. The mechanism of this phenomenon is explained and the predictions are supported with simulations. The paper also discusses a tracking circuit that keeps the offset at the minimum jitter point.
I. INTRODUCTION
Clock data recovery circuits, which are essential in receivers of high speed serial links, have stringent jitter performance requirements. This is due to the fact that the jitter performance of these circuits decides the overall timing margines and Bit Error Rates (BER) of the systems. With increasing data rates the available absolute timing margines are reducing. Designers spend a lot of effort in analyzing serial links to ensure their jitter and BER performance is satisfactory [1] . A clock data recovery circuit comprises of a phase detector, which senses the phase difference between the clock and the data. The error output from the phase detector is used in a negative feedback loop through a voltage controlled oscillator (or a phase rotator) to generate the correct sampling clock. In such a phase locked system, there are two main sources of jitter, one being random jitter due to thermal noise and the second being deterministic jitter due to inter-symbol-interference (ISI) [2] . The authors of [3] have analyzed the jitter generation mechanism and proposed techniques of compensating it via equalization. In this paper, we show how the offsets in the sampling flip-flops of the phase detectors determine the jitter transfer from data to recovered clock. We show that in the presence of ISI, the minimum jitter in the recovered clock is not when the sampling flip-flops have zero offset. We analyse the system to explain why this is the case and design a circuit that recovers the optimum sampling threshold along with the clock phase. The paper is organized as follows. Section II discusses the working of the bang-bang phase detector in the presence of jitter in the data. Section III discusses the working of clock and data recovery circuits for channels with different bandwidths. A circuit for recovering optimum sampling threshold is shown in Section IV and the conclusions are presented in Section V.
II. WORKING OF THE ALEXANDER PHASE DETECTOR IN

THE PRESENCE OF JITTER IN THE DATA
One of the most commonly used phase detector for sensing the phase difference between clock and data is the Alexander bang-bang phase detector [4] , which is shown in Fig. 1 . The bang-bang phase detector samples the data at both the transitions of the clock to determine the relative timing between the clock and data. The output of the phase detector is then used in a phase locked loop to generate a clock which is synchronous to the data. Fig. 2 illustrates the sampling instants of the phase detector for different possible phase differences between the clock and the data when the data signal has no jitter.
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Clock Late Clock Locked Around every data transition, if the clock arrives early, sample 'A' and 'B' resolve to the same value and 'C' resolves to a different value, and the clock is delayed for correction. Similarly, if the clock arrives late, sample 'B' and 'C' resolve to the same value and 'A' resolves to a different value and the clock is advanced for correction. When the clock recovery loop settles, data is sampled at its transition on the falling edge of the clock (samples taken at instant 'B' in Fig. 2 ). Ideally, this sample results in the flip-flop 'F 2 ' becoming metastable and resolving to '0' and '1' with equal probability to keep the loop locked. It must be noted that in order to sample the data with the right clock edge at the center of the data eye, the phase detector aligns the opposite edge with the data transitions.
In high speed systems, the phase detector operates over data that has high rise and fall times and, more often than not, over data that has ISI resulting in a finite horizontal eye opening. Fig. 3 shows a sketch of an eye diagram illustrating such a case. In this case, for the loop to remain locked the PSfrag replacements The jitter in the data has two main components, which are random jitter (RJ) and data dependent jitter (DDJ). The DDJ comes from ISI, and is generally the dominant source of jitter [1] , [2] . The amount of DDJ depends on the bandwidth of the channel through which the data is being received.
To analyze the effect of jitter in the data, we use VerilogA model of a simple clock recovery circuit as shown in Fig. 4 . To simulate the effect of offset of flip-flop 'F 2 ', different amounts of offset V off is added to the 'D' input of 'F 2 ' as shown in Fig. 4 . In order to simulate different amounts of DDJ, a 20 section RLC network with different time constants is used. 
A. Case 1: High bandwidth channel
When the channel has reasonably good bandwidth, the DDJ is low and Fig. 5 (a) shows the data eye diagram for such a case. The inset plot in Fig. 5 
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Zoomed view of the zero crossing region of the data is shown on the plot to the left. The plot to the right is the peak to peak jitter of the recovered clock vs offset of the sampling flip-flop 'F 2 '. Note that the plot to the right has the independent variable (offset V off ) on the y-axis because it is aligned to the voltage corresponding to the data on the plot to the left. zero crossing time instants of the data. It can be seen that the jitter histogram of the data is tightly distributed around a single peak. This data is used in the clock recovery circuit shown in Fig. 4 , and simulated for different values of offset V off . The peak-to-peak jitter of the recovered clock is plotted as a function of the offset in Fig. 5(b) . It is perhaps not surprising that the jitter is minimum when the input offset of the flip-flop 'F 2 ' is zero.
B. Case 2: Moderate bandwidth channel
When the channel bandwidth reduces the ISI in the data increases, resulting in higher DDJ, and such a case is shown in Fig. 6(a) . The inset plot in Fig. 6(a) shows the distribution of the zero crossing time instants of the data. In this case, the jitter histogram has two peaks, indicating that the ISI is dominated by 1 previous bit 1 [3] . When this data is used in the clock recovery circuit of Fig. 4 and simulated for different values of offset V off , it is seen that the minimum jitter in the recovered clock is not when the offset is zero. The peakto-peak jitter of the recovered clock is plotted in Fig. 6(b Voff (mV) (b) Zoomed view of the zero crossing region of the data is shown on the plot to the left. The plot to the right is the peak to peak jitter of the recovered clock vs offset of the sampling flip-flop 'F 2 '. Note that the plot to the right has the independent variable (offset V off ) on the y-axis because it is aligned to the voltage corresponding to the data on the plot to the left. for different values of V off . In this case, the jitter in the recovered clock is minimum when the offset is ≈ ±10 mV. The sampling threshold for minimum jitter is not the voltage at which the spread in the transition times is the smallest. Note that the spread in the data transition times in least at 0 mV. To understand why this is the case, we need to analyze the data sequences which result in corrective actions of increasing and reducing the clock frequency. Since the ISI is dominated by 1 previous bit, we can construct an approximate model of strictly 1-bit ISI and use it for analysis [5] . Fig. 7 shows the sketch of an eye diagram where the ISI is limited to exactly 1 previous bit. for detecting the phase difference between the data and the clock. If the data comes from an equi-probable source, the data traces X 1 , X 2 , X 3 and X 4 in Fig. 7 occur with an equal probability of 1/8 each [5] . Let us now consider a few cases for the sampling threshold of 'F 2 '.
• Sampling threshold at 'R' and clock is between τ 1 and τ 3 : In this case, the Alexander phase detector produces an 'UP' signal for every trace X 1 and X 4 and a 'DN' signal for every trace X 2 and X 3 . Thus, the falling edge of the clock drifts around between τ 1 and τ 3 .
• Sampling threshold at 'Q': In this case, the phase detectors decision depends on the location of the clock.
-Clock between τ 0 and τ 2 : Here, traces X 1 , X 2 and X 4 produce a 'DN' signal and only X 3 produces an 'UP' signal, pushing the clock towards τ 2 . -Clock between τ 2 and τ 4 : Here, traces X 2 , X 3 and X 4 produce a 'UP' signal and only X 1 produces an 'DN' signal, pulling the clock towards τ 2 . Collectively these result in the clock's trailing edge being kept at τ 2 , thus minimizing the jitter. One can similarly work out any other threshold value. The threshold levels 'P' and 'Q' are the levels where the jitter in the recovered clock is minimum. In the next section, we discuss the design of a circuit that automatically tracks the offset to keep it at the minimum jitter point.
IV. AUTOMATIC TRACKING OF SAMPLING THRESHOLD
In the previous section we have seen that the jitter in the recovred clock is minimum when the sampling threshold is at 'P' or at 'Q'. By detecting the data sequence, it is possible to generate a circuit that adjusts the offset to bring it to a desired level. In this section, we will design a circuit that tunes the sampling threshold to keep it at 'Q'.
In order to adjust the sampling threshold and bring it to 'Q', we need to identify the 4 traces X 1 through X 4 and the sampling threshold. This can easily be done by looking at the three most recent bits received at the receiver, which are b can be used to identify the location of the sampling threshold. This is tabulated in Table I , wherein the threshold location and the action to be taken so as to bring the sampling threshold to 'Q' are also tabulated. From Table I , we can find the logic condition for detecting when the sampling threshold should be increased and when it should be decreased. The expressions are
The logic circuit implementation of above expressions is shown in Fig. 8 . The parts drawn in gray in Fig. 8 form the Alexander phase detector.
This circuit, which senses the phase error as well as the threshold error, is used in a clock clock data recovery circuit as shown in Fig. 9 . This circuit was simulated to verify Fig. 7 
Threshold region Action its working for clock recovery and for sampling threshold recovery with data coming from a channel discussed in Case 2 in Section III-B. Fig. 10 shows the time evolution of the VCO control voltage and sampling threshold V fb th . As expected V fb th settles to ≈ −10 mV, which corresponds to 'Q'. It can be shown that the same logic circuit recovers the optimum sampling threshold even for high bandwidth channels discussed in Case 1 in Section III-A. It may be noted that this analysis and the results can also be used to design low jitter clock recovery circuits for PAM4 signals. 
V. CONCLUSIONS
We have shown that input offset of the sampling flipflops in the Alexander phase detector can influence the jitter in the recovered clock. We have shown that the effect of sampler offset on the recovered clock jitter also depends on the amount of ISI present in the data input. Using the fact that immediate previous bits are the highest contributors to ISI, we have constructed an approximate model assuming 1bit ISI. Using this model we have explained the dependence of recovered clock jitter on input offset and also used this analysis to construct a circuit that recovers the optimum sampling threshold. The circuits are verified using simulations.
